Export 20 results:
Filters: Author is José Flich [Clear All Filters]
Efficient and Cost-Effective Hybrid Congestion Control for HPC Interconnection Networks." IEEE Transactions on Parallel and Distributed Systems 26, no. 1 (2015): 107-119."
Making the Network Scalable: Inter-Subnet Routing in InfiniBand In Proceedings from the 19th International Euro-Par Conference on Parallel Processing, Edited by B. M. F. Wolf and D. a. Mey. Vol. 8097. Lecture Notes in Computer Science 8097. Springer Berlin Heidelberg, 2013.
A Survey and Evaluation of Topology Agnostic Routing Algorithms." IEEE Transactions on Parallel and Distributed Systems 23 (2012): 405-425."
Combining Congested-Flow Isolation and Injection Throttling in HPC Interconnection Networks In International Conference on Parallel Processing, ICPP 2011, Edited by R. Bilof. IEEE Computer Society, 2011.
Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems." IEEE Transactions on Computed Aided Design 30 (2011): 534-547."
Addressing Manufacturing Challenges With Cost-Efficient Fault Tolerant Routing In NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, Edited by I. C. Society. IEEE Computer Society, 2010.
Efficient Implementation of Distributed Routing Algorithms for NoCs." IET Computers & Digital Techniques 3 (2009): 460-475."
Flexible DOR Routing for Virtualization of Multicore Chips In International Symposium on System-on-Chip, Edited by J. Nurmi, J. Takala and O. Vainio. IEEE, 2009.
Yield-Oriented Evaluation Methodology of Network-on-Chip Routing Implementations In SOC'09 Proceedings of the 11th international conference on System-on-chip, Edited by IEEE. IEEE, 2009.
An Efficient and Deadlock-Free Network Reconfiguration Protocol." IEEE Transactions on Computers 57 (2008): 762-779."
An Efficient Implementation of Distributed Routing Algorithms for NoCs In Second ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2008, Edited by I. C. Society. IEEE Computer Society, 2008.
On the Potential of NoC Virtualization for Multicore Chips." Scalable Computing: Practice and Experience 9 (2008): 165-177."
On the Potential of NoC Virtualization for Multicore Chips In International Workshop on Multi-Core Computing Systems (MuCoCoS'08), Edited by S. Pllana. IEEE, 2008.
Boosting Ethernet Performance by Segment-Based Routing In Proceedings of the 15th Euromicro Conference on Parallel, Distributed and Network-based Processing (PDP 2007), Edited by P. D'Ambra and M. R. Guarracino. IEEE Computer Society Press, 2007.
A Routing Methodology for Achieving Fault Tolerance in Direct Networks." IEEE Transactions on Computers 55 (2006): 400-415."
Segment-Based Routing: an Efficient Fault-Tolerant Routing Algorithm for Meshes and Tori In 20th IEEE International Parallel & Distributed Processing Symposium, Edited by S. Ali. Washington, USA: IEEE Computer Society, 2006.
Towards and Efficient Switch Architecture for High-Radix Switches In ACM/IEEE Symposium on Architectures for Networking and Communications Systems, Edited by M. Dubois and W. Eatherton. ACM Press, 2006.
Simple Deadlock-Free Dynamic Network Reconfiguration In High Performance Computing - HiPC 2004: 11th International Conference, Bangalore, India, December 19-22, 2004, Edited by V. P. L. Bouge. Lecture Notes in Computer Science. Springer Verlag, 2004.