Primary tabs

Most recent publications

J. D. Trotter, J. Langguth and X. Cai

Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix–vector multiplication

Journal of Parallel and Distributed Computing 144 (2020): 189-205.
Journal Article
2020
View
J. Langguth, M. Sourouri and X. Cai

Memory Bandwidth Contention: Communication vs Computation Tradeoffs in Supercomputers with Multicore Architectures

In International Conference on Parallel and Distributed Systems (ICPADS). Singapore: ACM/IEEE, 2018.
Proceedings, refereed
2018
View

Selected publications

J. Langguth, M. Sourouri, G. T. Lines, S. Baden and X. Cai

Scalable heterogeneous CPU-GPU computations for unstructured tetrahedral meshes

IEEE Micro 35, no. 4 (2015): 6-15.
Journal Article
2015
View
J. Chai, J. E. Hake, N. Wu, M. Wen, X. Cai, G. T. Lines, J. Yang, H. Su, C. Zhang and X. Liao

Towards Simulation of Subcellular Calcium Dynamics at Nanometre Resolution

International Journal of High Performance Computing Applications 29, no. 1 (2015): 51-63.
Journal Article
2015
View
W. Wei, S. Clark, H. Su, M. Wen and X. Cai

Balancing Efficiency and Accuracy for Sediment Transport Simulations

Computational Science & Discovery 6 (2013): 015011.
Journal Article
2013
View
D. Unat, X. Cai and S. Baden

Mint: Realizing CUDA Performance in 3D Stencil Methods With Annotated C

In Proceedings of the 25th International Conference on Supercomputing (ICS'11). ACM Press, 2011.
Proceedings, refereed
2011
View

News

15 September 2020

Simula’s HPC department awarded funding from new EU initiative

Courses held

IN3200 - High-Performance Computing and Numerical Projects

IN5270 - Numerical methods for partial differential equations

Students under supervision

Available Master's topics

Find publication

Status

Departments

Publication type

Year published

Export 9 results:
2020

Journal articles

J. D. Trotter, J. Langguth and X. Cai

Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix–vector multiplication

Journal of Parallel and Distributed Computing 144 (2020): 189-205.
Status: Published

Posters

K. G. Hustad, X. Cai, J. Langguth and H. Arevalo

Efficient simulations of patient-specific electrical heart activity on the DGX-2

GPU Technology Conference (GTC) 2020, Silicon Valley, USA: Nvidia, 2020.
Status: Published
J. Langguth, N. Gaur, H. Arevalo, C. Jarvis, N. Altanaite, Q. Lan and X. Cai

Towards detailed Organ-Scale Simulations in Cardiac Electrophysiology

GPU Technology Conference (GTC), Silicon Valley, San Jose, USA, 2020.
Status: Published
2018

Proceedings, refereed

J. Langguth, M. Sourouri and X. Cai

Memory Bandwidth Contention: Communication vs Computation Tradeoffs in Supercomputers with Multicore Architectures

In International Conference on Parallel and Distributed Systems (ICPADS). Singapore: ACM/IEEE, 2018.
Status: Published

Posters

J. Langguth, H. Arevalo, C. Jarvis and X. Cai

Towards Detailed Organ-Scale Simulations in Cardiac Electrophysiology

International Symposium on Computational Science at Scale (CoSaS), Erlangen, Germany, 2018.
Status: Published
J. D. Trotter, J. Langguth and X. Cai

Quantifying data traffic of sparse matrix-vector multiplication in a multi-level memory hierarchy

London, UK, 2018.
Status: Published

Talks, invited

X. Cai

Heterogeneous Computing: Programming, Performance and Applications

In CoSaS 2018 Symposium, Erlangen, Germany, 2018.
Status: Published

Talks, contributed

X. Cai

Education in HPC and Data Science at Simula Research Lab and UiO

In SUPERDATA Workshop on curriculum development, Yunan, China, 2018.
Status: Published
A. Thune and X. Cai

Unstructured mesh partitioning in the presence of strong coefficient heterogeneity

In PDESoft 2018 Conference, Bergen, Norway, 2018.
Status: Published