Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix–vector multiplication

Cache simulation for irregular memory traffic on multi-core CPUs: Case study on performance models for sparse matrix–vector multiplication

As of May 2026, all Simula affiliated publications are now stored in The Norwegian Research Information Repository (NVA).

See this publication on NVA