Modelling Load Imbalance In Shared Memory Multicore Systems